

Integração de Processo de Microeletrônica

Exemplo: processo nMOS com:

- porta Si-poli
- isolamento LOCOS

Litografia: de máscara à gravação





Figure 5-1 Lithography process from mask design to wafer printing.

Deposição de camada de Si_3N_4 por CVD



1

Chemical Vapor Deposition

Aplicação e espalhamento de fotorresiste










Fig. 20 (a) Convection oven cross section. Courtesy of Blue M, a Unit of General Signal. (b) Infrared and conduction solvent removal mechanisms. (c) Profiles for various bake methods⁴⁵. Reprinted with permission of the Eaton Corporation.

Alinhamento da Máscara e Exposição






Revelação do Fotorresiste

4



Developing


Corrosão do Si_3N_4 por plasma reativo



5



Reactive Ion Etching

Remoção do fotorresiste por dissolução em acetona




Oxidação do Si em Forno Térmico

Ex.: 1000 °C em O₂ + H₂O




Corrosão da camada de Si_3N_4 em H_3PO_4



Oxidação do Si em Forno Térmico

Óxido Fino
de 2 a 50 nm


Ex. 900 °C
em O₂



Deposição de camada de Si-poli por CVD




Ex. 650 °C em SiH_4



10

Chemical Vapor Deposition

Fotolitografia e corrosão da camada de Si-poli por plasma reativo




11

**Photolithography &
Etching**

Formação de Fonte/Dreno por Implantação de Íons




Ex.: íons de fósforo
a 50 keV, $10^{16}/\text{cm}^2$




Ion Implantation

Deposição de camada de SiO₂ por PECVD

Ex.: a 400 °C em
SiH₄ + N₂O




Fotolitografia e corrosão da camada de SiO₂ por plasma reativo



14

**Photolithography &
Etching**


Deposição de camada de Alumínio por evaporação térmica ou por “sputtering”.




15

Metallization


Fotolitografia e corrosão da camada de Alumínio por plasma reativo





17

Testing & Wafer Dicing



18

**Wire Bonding &
Packaging**